WHY IT MATTERS

By some accounts, a significant subset of DV engineers rely on indigenously developed tools, scripts and libraries to execute their verification goals.

Like in any programming language, it is easy to make mistakes when writing code. No, we are not talking about syntax and semantic errors. We are talking about issues in code that "appear" to be erroneous. For e.g., lets take the following scenarios:

• An uninitialized variable is being read
• A function has been incompletely assigned
• The value on the right hand side of an assignment is being truncated while assignment

In most cases, the situations outlined above could be programming errors. Simulation and testbench tools will not trap these cases. We think it makes sense to warn the engineer about such conditions encountered in the code. Our solution analyzes code statically to detect errors in user code.

The advantage of static analysis extends far beyond traditional error-detection. For example, static analysis data can be used to enable users to put together reusable modules, create portable code or to implement company-wide coding policies. VeriEZ's static analysis solution provides a way to enjoy all the benefits of static analysis by making available predefined rules (and sets of rules, called "rulesets") that can be invoked at the click of a button.

WHAT CAN WE DO FOR YOU?

VeriEZ's EZCheck can be used to exploit the power of static analysis for efficient design and verification. It provides 325+ predefined rules and several rulesets that target error-free code development, best practices for functional coverage model design, object-oriented programming methodology, assertion-based verification and SystemVerilog Migration.

Once you have developed your verification environment in SystemVerilog, you can:

• Check if there are any errors in code
• Check if functional coverage models are complete and consistent

You may also want to:

• Check if the code follows industry-wide best practices
• Check if it follows your group's or project's coding policy

You can do all this, and more, with EZCheck.

ACT NOW!

     Product Details              Request Evaluation        Ask us a question        More information on SystemVerilog