VeriEZ Solutions Inc.

   Tools for Verification Engineers

 
Home | Products | Partners | Support | News | Jobs | Corporate

 

Press Release

VeriEZ Introduces Vera®-to-SystemVerilog® 3.1 Migration Tool Suite

EZTranslate to launch at DAC 2004

SANTA CLARA, CA –May 3, 2004 -- VeriEZ Solutions, Inc., the Verification Tools Company, today announced the release of EZTranslate, a Vera-to-SystemVerilog 3.1 Migration Tool Suite.

EZTranslate provides a migration infrastructure for current Vera-based verification teams. It consists of EZCheck, a customizable linter that can be used to enforce SystemVerilog-compatible Vera development guidelines for current Vera projects, and EZTrans, a translator that reads Vera and creates equivalent SystemVerilog.

“Vera is used by engineers worldwide to verify complex systems,” said Sashi Obilisetty, President and CEO of VeriEZ Solutions. “Corporations with a long-term strategy to transition their verification environment to SystemVerilog need tools to do it right. EZTranslate goes a long way in fulfilling that need.”

EZTranslate Components

EZCheck is used to identify non-translatable constructs in an existing Vera design. It gives teams an idea about the translatability of an existing Vera module. A design with 100% translatability will be fully translatable to SystemVerilog by using EZTrans. Further, EZCheck can be used to enforce SystemVerilog-compatible Vera development policies for current Vera projects.

EZTrans translates Vera code to SystemVerilog. It reads input, performs necessary transformations in-memory and outputs legal SystemVerilog 3.1. The hierarchy and modularity of the input are kept intact during the translation.

Pricing and Availability

EZCheck is available now. General availability for EZTrans is planned for calendar Q4, 2004. Pricing begins at $15,000 U.S for a one-year technology subscription license.

EZTranslate demonstrations can be viewed in VeriEZ’s booth (#4728) at DAC (June 7-11, San Diego).

About VeriEZ

VeriEZ Solutions, Inc. is a privately held EDA company that develops and markets solutions that enable efficient chip verification. It is the developer of EZVerify and EZTranslate Tool Suites. EZVerify is the industry’s first Vera® productivity Tool Suite. It includes a configurable static lint checker (EZCheck) and a verification knowledge extractor (EZReport). EZTranslate is a Vera-to-SystemVerilog® migration Tool Suite. VeriEZ’s tools detect errors and enable verification reuse. More information is available on the company website, www.veriez.com. 

Press Contact:
Sashi Obilisetty
Ph: (408)-988-1604
em: sashi_at_veriez.com

###

 
 

Home | Site Map | Contact Info
Copyright © 2008 VeriEZ Solutions, Inc. All trademarks or registered trademarks are the property of their respective holders