VeriEZ Solutions Inc.

   Tools for Verification Engineers

 
Home | Products | Partners | Support | News | Jobs | Corporate

Engineers using Assertions

 

WHY IT MATTERS

Assertion-based verification (ABV) has become the cornerstone of verification methodology in recent times. It is very common for engineers to embed assertions in their design code for formal validation and other purposes. While a majority of assertions are selected from predefined assertions  (such as the Open Verification Library), there is a strong movement towards custom assertions.

Assertions come with a performance impact on the simulation environment. Then there are those that can severely impact simulation. ABV implementations should be checked for coding style and best practices for maximizing benefit.

WHAT CAN WE DO FOR YOU?

EZCheck contains predefined rules and a pre-packaged ruleset that checks custom assertions for their coding style.

EZCheck's assertions ruleset checks for performance, manageability and synthesizability aspects of assertions encountered in user code. Some sample rules are:

  • Incorrect “eventuality” operator usage
  • Non-synthesizable operator usage
  • Implication in negated property
  • $past() with large delays, ‘0’ in delay operators

You can do all this, and more, with EZCheck.

ACT NOW!

        Product Details              Request Evaluation        Ask us a question       More information on SystemVerilog

 
 

Home | Site Map | Contact Info
Copyright © 2008 VeriEZ Solutions, Inc. All trademarks or registered trademarks are the property of their respective holders